Abstract-This work presents design and full implementation of a fast switchable and band-tunable 5 -7.5 GHz low noise amplifier (LNA) in a 45 nm CMOS SOI technology. The target application are wake-up receivers that employ aggressive duty cycling. Based on a cascode topology, the LNA utilizes a transformer for its 50 Ω input matching as well as a balun with a capacitor bank to realize 8 digitally selectable bands. According to measurement results, the fabricated LNA exhibits a voltage gain of 18 -21 dB while drawing a current of merely 2.2 mA from a 1 V supply. At all the 8 bands from 5 to 7.5 GHz, the input reflection coefficient lies below -8 dB, and the noise figure ranges from 7.8 to 6.2 dB. The LNA is able to settle in less than 9.5 ns until the output signal reaches 90 % of its steady state amplitude.
I. INTRODUCTION
Energy availability is a major constraint in modern wireless sensor networks (WSN). Since radios are the most powerhungry components of a WSN, reduction of their power consumption can contribute to a dramatic decrease of the energy loss. One effective technique to reduce the radio's energy consumption is to use an ultra-low power wake-up receiver (WuRX) that detects short wake-up signals on its communication channel and wake up the main radio when the signals arrive. Otherwise, the main radio sleeps and consumes zero power. The WuRX's ultra-low power consumption is realized by aggressive duty cycling with a duty cycle < 0.1 % [1] .
Our project aims to design and implement a multi-standard WuRX between 5 to 7.5 GHz. Fig. 1 illustrates the WuRX's basic structure. The aggressive duty cycling used requires the WuRX's each component to be turned on/off and to settle within a small on-time. Here the first step undertaken which will be presented in this work is design and implementation of an LNA for the WuRX. According to design specifications, the LNA should operate between 5 to 7.5 GHz with a low noise figure (NF) < 7 dB, a low DC power (P DC ) < 2.5 mW and a high voltage gain (G V ) > 18 dB. Here, since settling time (T S ) determines the on-time of the LNA and thus the duty cycle, a short T S of < 15 ns is required for this work.
II. LNA DESIGN Shown in Fig. 2 , based on a single-stage cascode circuit, the designed LNA contains a transformer-based input matching network, an on/off switching unit and a LC-tank balun as its band selection unit. Table I summerizes the main component values for the LNA in Fig. 2 . To achieve an insight into the LNA's work principle at its on-state, we first build a simplified small signal equivalent circuit (SSEC), as is shown in Fig. 3 .
A. Input Matching
The input matching network is comprised by the capacitor C 1 and the transformer that consists of the coils L 1 and L 2 . Fig. 3 and with an assumption that the drain-source resistance of N 1,2 (r o ) as well as the impedance of the resonating LC-tank (Z LC ) are large, so that they are here considered as open, the LNA's input impedance Z in can be analytically expressed as the following:
Here we obtain a good agreement for the magnitude of Z in (Z in ) simulated with the same parameter values using Eq. (1), the SSEC in Fig. 3 and the schematic in Fig. 2 respectively, as is shown in Fig. 4 . Then, after a careful analysis of the Z in 's expression similar to the means in [2] and [3] , we come to conclude, to obtain a real part of 50 Ω for Z in , values of L 1 and L 2 must fullfil the condition L 1 > L 2 . Moreover, C 1 is needed to compensate imaginery part of Z in to zero. Note although the input matching network used here is orignally exploited for the narrow-band matching in [2] and [3] , according to our simulation results, we find out it is applicable for our wide-band matching within the band from 5 to 7.5 GHz if the matching point (S 11,min ) is set to around 5.8 GHz with the value smaller than -18 dB. Furthermore, many efforts were laid to design the transformer for a relatively large and constant Q factor and mutual inductance M 12 of both the coils L 1 and L 2 . Finally, the post-layout simulated S 11 is demonstrated in Fig. 5 , which shows a good matching in the 8 required bands.
B. Band Selection
The tunable LC-tank load composed of the coils L 3,4 and the capacitor bank C 3,4,5,6 forms the LNA's differential output. To achieve a direct understanding on how the LC-tank impacts the LNA's band without much analysis complexity, here we ignore the input matching network, and the LNA's voltage gain G v = (V OP -V ON )/V IN can be simplified into: Eq. (2) reveals a band-pass characteristic of the LNA due to the proposed LC-tank, which is essential to our need. Meanwhile, from the SSEC of the tunable LC-tank also shown in Fig. 3 , we derived the analytical expression for Z LC . When the LCtank resonates, we obtain the resonance frequency f 0 from the condition Im(Z LC ) = 0:
where C D , L 3,4 , M 34 and R 3,4 represent the capacitance of the LC-tank, the self-inductance, mutual inductance and parasitic resistance of the two coils that form the balun. In order to change f 0 and thus have different bands, we build the capactor bank composed by C 3, 4, 5, 6 to digitally tune C D with:
where V A,B,C are digital signals and can be either 1 or 0, thus providing the LNA with 8 selectable pass bands. Here an additional parameter C L with a value of 50 fF is used to model the impedance of the mixer's RF port. Meanwhile, a center-tapped octagon symmetrical differential inductor is implemented to realize the inductances L 3,4 and mutual inductance M 34 . Finally, values of C 3,4,5,6 are chosen, so that the -3 dB bandwidth of every band can cover each other and that over the whole band of 5-9 GHz, G V can be > 20 dB. To proof the correctness of Eq. (2) to (4), we also compared G V obtained using these equations, the SSEC in Fig. 3 , and the schematic in Fig. 2 , respectively, which is shown in Fig. 4 . Finally, Fig. 5 plots the post-layout simulated 8 G V -versusfrequency relations.
C. On/Off Switching
The off and on switching of the LNA is realized by the MOS transistors N 4,5 and P 1,2 . In the off-switching case, a high level of V EN turns N 4,5 on and P 1,2 off. Thus, the gate potential of N 1,2 are pulled down to ground, turning them completely off. Meanwhile, P 1 cuts off the current flowing from V DD to ground. After the off-switching, the LNA sleeps. In the onswitching case, a low level of V EN switches N 4,5 off and turns P 1,2 on. Therefore, the bias voltage for N 1 generated by R 2 and N 3 , namely V DD /2, as well as the bias voltage for N 2 , namely V DD , are provided, which wakes up the LNA.
The settling time of the LNA depends mainly on how fast the bias voltages for N 1,2 can be fully loaded to their gates. As C 2 is connected to the gate of N 1 , the time to charge C 2 , reflected by the time constant factor τ = R 2 C 2 , dominates the settling time of the whole LNA. However, both R 2 and C 2 cannot be arbitrarily small, since they have a direct influence on the input matching, G V and NF. Here, a trade-off with the result R 2 = 7 kΩ and C 2 = 0.48 pF has been made so that the LNA can have a fast settling time and relatively high gain and a moderate NF.
In addition, we connect a large capacitor C 7 of 4 pF parallel to R 1 of 1.25 kΩ. C 7 stores the charge from V DD in the sleep mode and, as the on-switching starts, it holds the gate potential of N 3 shortly to V DD . This accelerates the on-switching of P 1 and N 3 , thus enhancing the building up of the charging path for C 2 . According to simulation results, the LNA's on-switching time of can be reduced by 2 ns thanks to C 7 .
D. Output Buffer
For the purpose of the characterization of the LNA, an output buffer that consists of two cascaded differential pairs is designed which mimics the 50 fF input impedance of the mixer, and also offers a 50 Ω output for 50 Ω input measurement tools. According to simulation results, this buffer that draws a DC current of 21 mA from another supply (V CC = 1.6 V) has a voltage gain of 0 dB at the band from 5 to 10 GHz. Fig. 6 shows the photograph of the LNA together with its output buffer manufactured in the Globalfoundries' 45 nm CMOS SOI technology with a metal stack option of 11 metal layers. The size of the chip core without pads and wiring is 220 µm x 420 µm. The LNA excluding the output buffer consumes 2.2 mA from a 1 V supply.
III. EXPERIMENTAL RESULTS
A. Characterization Of Wake-up Time To make a fair comparision, here we use the definition of the term wake-up time in [2] for our characterization, which is the time from the moment when V EN is applied until that when the RF output reaches 90 % of its steady state amplitude. From Fig. 8 , a time slot of 12 ns can be observed, which, however, contains the delay time the LNA's output signal took to travel from the LNA's output pin to the oscilloscope. Since the distance between the LNA's output to the chip's pads V ON and V OP is of around 600 µm, we only measured and excluded the delay caused by the cable between the chip's pads and the oscilloscope, which is 2.5 ns. Thus, a wake-up time of 9.5 ns for the LNA is obtained. Figure   With 6 dB. Fig. 9 shows the measured S 11 and G V of the LNA. It can be seen that the measured S 11 is smaller than -8 dB between 5 to 7.5 GHz. Although it is 4 dB higher than its simulated counterpart, it sastifies the design specification. Still, despite of a decrease of G V by approximately 4 dB at all the eight bands compared to the simulated results, G V,max at the center frequency of each band is greater than 18 dB which meets the specification. At last, we measured the NF of the LNA using a signal analyzer Rhode&Schwarz FSW-67. Fig. 10 shows the results. A minimal NF at the center frequency of each band ranges from 7.8 to 6.2 dB.
B. Characterization Of S-Parameter and Noise

IV. CONCLUSION
A cascode LNA using an integrated transformer as its input matching network as well as an integrated LC balun as its Table II . In general, this LNA is competetive to the state-of-the-art LNAs. Specifically, this LNA achieves a remarkably short settling time of < 9.5 ns. Although the LNA in [4] has the fastest on-switching time of 1.3 ns ever reported in literature, during sleep mode, it still consumes a power of 0.8 mW. This is a critical drawback making the LNA in [4] neither applicable for WuRXs, nor comparable to this work.
With an on-time of 20 ns and at the mode of the aggressive duty cycling with a duty cycle of 0.1%, which corresponds to a data rate of 10 kbit/s, the LNA can achieve an ultra-low power consumption of 2.2 µW. 
